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Abstract:
In less than a year or two, third generation (3G) wireless
communication systems will be replacing the currently existing
second generation (2G) wireless systems and be used worldwide.
The 3G systems will have a higher data transfer capacity, which
allows for simultaneous data, voice, and video transfer (e.g.,
multimedia applications) while most of2G systems only allow
for low-rate data and voice transfer. The wireless communications
industry has set standardsfor 3G, which detail various operations
of the technology. It should be noted that the 3G standards
outline only the different operations and not the processesfor the
production ofthese operations. The research presented addresses
a method of production of the interleaver operation for
randomization of burst errors.
In this paper, the details of the interleaver are described
and a novel method to implement the interleaving operation in
a3G system, called Universal Mobile Telecommunication Systems
(UMTS) is presented. The implementation was aided by a
sophisticated tool from Cadence, "Signal Processing
Workstation" (SPW), which was used in both the design and
testing of the interleaver. Of the two interleavers in UTMS
standards, thefirst interleaver is the focus this research. However,
this research would be applicable to the second interleaver.

the design of the interleaver operation presented, it is first
important to understand the basic reason for the need of the
interleaver in wireless communications. The transmission of
data signals through a transmission channel (air in this case) is
subject to random disturbances. These disturbances can cause
random errors in the data being transmitted. Through a process
called channel encoding, the random errors can be compensated
for before sending the signal by attaching additional information
about the original data to the end of the original data. After the
signal, along with its random errors, is received by the receiver,
the additional information sent with the original data is decoded
(the inversion of encoding) to correct the random errors.
Unfortunately, the transmission of a signal in air is also
subject to burst errors. Burst errors occur in response to a fading
transmission channel, where a fading channel develops from a
rapid change in the distance between the base station and mobile
handset (in most cases, this is a cell phone). The problem with
burst errors is that they cannot be corrected with encoding
techniques alone. However, in the interleaving process, the burst
errors can be converted to random errors, known as randomization,
by interleaving before transmission and then deinterleaving after
reception of the signal. The burst errors can then be corrected by
channel encoding/decoding.

The interleaver operation:
Introduction:
The research presented discusses a method in the design
and testing of the first interleaver operation in the Universal
Mobile Telecommunication Systems (UMTS) third generation
(3G) wireless technology standard. The research was done for
the Wireless Communications Research Group (WCRG) of the
University of Arkansas. The design and testing was aided by the
Cadence software tool"Signal Processing Workstation" (SPW).
SPW uses a graphical interface to allow users to build floatingpoint and fixed-point digital circuitry. Graphical representations
of important digital blocks (such as memory, logic, and math
blocks) in SPW expedite design ofa digital system. To understand
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Interleaving is a process in which the bits that compose a
digital signal are reordered before transmission of the signal to
compensate for the effects of burst errors resulting during signal
propagationofthetransrnissionchannel. Thetypeofbitreordering
is determined by the standard of the communication system. In
a typical interleaver, the bits are written into a memory block in
sequential order, and then read out of the memory block in a
different order. One way of thinking of the typical interleaver is
to think of a matrix representation of the memory block. The bits
are first written into the memory row by row (starting at the top),
and after filling up the memory, the columns of the matrix are
then permuted- Permutation is a reordering of objects. One
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permutation of the sequence of numbers {0, 1, 2, 3} might be {0,
2, 1, 3}. In this case, the set {0, 2, 1, 3} is said to be a permuted
sequence of the original sequence. In general, for a sequence of
n numbers there are n! = n(n-l)(n-2) ... (2)(1) different
permutations of that sequence. Thus, when the columns in the
interleaver are permuted, the order in which they appear in the
matrix changes. The output signal of the interleaver is then
fabricated by reading the permuted matrix column by column
(from the left) (see Figure 1). At this point, the signal is said to
be interleaved.
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Figure 1. Example of the three steps needed to generate the ideal permuted data
sequence.
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Several parameters are needed to successfully interleave.
The first of these is the number of bits in the data signal,
commonly referred to as the length of the signal. The length of
the signal must always be known because the amount of memory
allocated should to be the same as the length of the signal. The
number of columns and the type of column permutation must
also be known. This research used parameters specified by the
UMTS 3G standard.

Design:
The interleaver's basic algorithmic architecture was
designed to meet the specifications outlined in the UTMS
standards. The design of the interleavercan be broken down into
five sections: memory allocation, writing to memory, column
permutation, reading from memory, and changing read/write
states. As explained above, the interleaver reorders the bits of a
data signal. For practical reasons, the number of bits must be
finite. Also, the number of bits must be small, often less than a
thousand (for reasons beyond the scope of this paper). The
number of bits needed to transmit a second's worth of voice
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signal is approximately seventy thousand bits. Therefore, the
transmission of a data signal is processed in small intervals. The
time it takes to transmit these small intervals is called the
transmission time interval (TTl). The TTl is measured in
miiiiseconds (ms) and is given as a parameter in the UTMS
standard. The number of bits in one TTl is a small portion of the
number of bits in the total data signal. Consequently, a certain
number of TTl's must be processed in a communication system
in order to deliver the whole data signal. The number of bits in
a TTl will be denoted as L. In the UTMS standard, the TTl has
possible values of I Oms, 20ms, 40ms, and 80ms. For this
research, the different TTl's will correspond with the values of
IT/#, which are 0, 1, 2, and 3 (for example, if the TTl is 40 ms,
IT/# will be 2). The total number of columns, col_total, needed
in the memory of the interleaver is dependent on the TTl of the
system. The number of columns for a IT/# of 0, 1, 2, and 3 is 1,
2, 4, and 8 columns, respectively. The permutation column
sequence for the different number of columns, as specified by the
UTMS standard, is {0}, {0, 1}, {0, 2, 1, 3}, and {0, 4, 2, 6, 1, 5,
3, 7}, respectively. The permutation sequence for a particular
value of IT/# will be denoted by PTTI# • Also, a value in a
permutation sequence will be denoted by s., where n is the nth
value in the sequence starting with zero ( for example, the value
of s6 in P3 is 3 ). The total number of rows, row_total, needed in
the memory is just L divided by col_total .
A delay in data signal is usually unwanted in a
communication system. For instance, a delay in hearing a voice
on a cell phone would be irritating to the listener. A continuous
data signal should be kept in order to avoid pauses, or delays, in
the reception of the signal. Hence, when processing multiple
TTl's, there should be no delays between the different TTl's at
the output of the interleaver. These delays were avoided by using
two different random access memory (RAM) blocks, MEM 1and
MEM2 (see Figure 2).
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Figure 2 (A snapshot from the final design). Two RAM blocks, MEM1 and
MEM2, are used for the first interleaver memory allocation.
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During one TTl, L bits (the number of bits in a TTl) are
being read from MEM I and sent to the output on the interleaver.
While this is going on, the next L bits from the input of the
interleaver are being written into MEM2. On the next TTl,
MEMI is being written into, while MEM2 is being read from.
This pattern continues, where the read/write processes
alternate among MEMI and MEM2 on each subsequent Til.
Thus, a two-block memory allocation was implemented to
maintain a continuous output data signal with no delay between
adjacent input Til's.
A memory block in SPW has an unspecified number of
memory locations inside the block in which a single bit of
information can be stored. For this research, the total number of
locations for each of MEM I and MEM2 is L. Each location in
the memory has its address specified in decimal value, with the
first location as value zero and the last location as value L-I. To
write to a location in the memory, the appropriate address value
must be inputted into the address input pin of the memory. In the
design, the appropriate address value, when writing to either
MEMI or MEM2, was generated by one counter, denoted CTI
(see Figure 3). A counter is a device which, as indicative of its
name, counts in an orderly fashion. The counter CTI starts at
zero and counts by one up to L-1. After the counter reaches L1, it rolls back over to zero and starts over again. Every counter
has a count output pin. The count output pin outputs the present
value of the counter. Using the count output pin of CTI as the
address location for MEM I and MEM2 during their respective
writing cycles, each bit per TTl is loaded in sequential locations
in the memory from zero to L-1 for a total of L bits. Thus, at the
end of a TTl, the location of each bit will have the same order in
the memory as the order inputted to the interleaver.
Ideally, after writing the bits per TTl to either MEMI or
MEM2, the columns in the memory must be column-wise
permuted. In this design, permutation of the columns is not done
directly before reading because that would increase the delay of
the data signal to the output. Instead, the permutation step is
bypassed and incorporated into the reading step. So, the process
of writing to the memory row by row, permutating the columns,
and then reading from the memory column by column is shortened
to writing to the memory row by row and reading from the
memory in a different sequence. This sequence of reading
produces the same output as in the ideal case when the columns
would be first permuted and then the memory would be read
column by column. The problem of generating the correct
interleaved output sequence now resides in how the memory
should be read.
Reading from MEMI and MEM2 during their respective
reading cycles is accomplished with the use of two counters, CT2
and CT3, four read-only memories (ROM's), and a constant
value block. Before going into detail about how the different
SPWblockswereusedtoreadfromMEMlandMEM2,thebasic
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idea behind the method needs to be explained. In the ideal case,
the interleaver design is centered about a memory block
represented as a row_total by col_total matrix. Each position in
the matrix has some address location associated with it. In this
research, the memory location addresses are numbered in respect
to the input sequence. For instance, memory address l contains
the first bit of the input sequence and memory address 2 contains
the second bit, continuing until the last bit of L bits. From this
know ledge, the sequence of address locations that should be read
from the memory for proper interleaving can be summarized in
an equation. If c_addr represents the current address location
that is being read from the memory, then c_addr = ( c_count )(
col_total) + sn, where c_count is the current count value, col_tot
is the total number of columns being used, and s. is the current
column in the column permutation sequence for a particular
IT/#. The current count value, c_count, controls when the c_add
changes to its next address location. The current count value is
implemented using the counter, CT2 (see Figure 3). Since the
read operation is done column by column, the maximum number
of CT2 should match the total number of memory locations per
column, which is the total number of rows. In this case, the
maximum value ofCT2 is simply row_total. For a IT/#of2 and
Lof20bits, the sequence of c_addris { 0, 4, 8, I2, 16, 2, 6, 10,
I4, 18, I, 5, 9, 13, 17, 3, 7, 11, 15). Now, the hardware can be
implemented by using the guidance of the c_addr equation. In
the design, the c_cozmt value is the same as the output count of
CT2. Whenever the count of CT2 rolls back over to zero, the next
column in the column permutation sequence is counted. Therefore,
sn should be incremented every time c_count becomes zero
(excluding the first time c_count is zero) and is done so by using
another counter, CT3 (see Figure 3).
Raddr and Waddr Generator

Con t rj
~---.,j

II

Ii

Figure3. A close up ofthefimr counters in thefirst interlerrro-final design (1Tl#

= l,L =20).
The four ROM's contain the four different permutation
sequences P0 , P 1, P2, and P3, respectively. The permutation
sequence in each ROM is generated by reading the memory of
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the ROM in equential addres locations (starting with zero).
Thi is accomplished with the counter output ofCf3. Thus, CT3
hould count only whenever Cf2 has reache zero, as stated
above. Thi type of configuration is common with the use of
counters (especially when used in the design of clocks) and was
easily arranged by using pecial purpo e output and input pins
named c_in and c_out on the SPW counter. Now, whenever
value CT2 reache zero, the value ofCT3 increments by one and
the next permutation value, s. , in Pm, i outputted by Pm/s
respective ROM. The col_total is a constant value in the
interleaver, and thus, does not change in the operation of the
interleaver. Hence. col_total' value i controlled by an SPW
con tant block. All nece sary value for the c_addr equation
have now been developed in the hardware and are ready for the
mathematical operation as described in the c_addr equation.
SPW has a math block that has three inputs. Two of the three
inputs are multiplied by each other and the third is added to the
re ult of that multiplication. This SPW block is used in the design
to multiply c_count by col_total and then adds. to that result to
obtain c_addr. The current addre s, c_addr, becomes the input
to MEM I and MEM2 during their respective read cycles.

.
...

The discussion of the design so far has just been for the
processing of one TTl. Since an ideal data signal will be
composed of many TTl's, the interleaver must accommodate for
multiple TTl's. The design of the interleaver must be able to
change states from reading MEM l and writing to MEM2 to
writing to MEM I and reading from MEM2, and vice ver a to
proce s more then one TTL The changing of read/write states in
the interleaver is achieved by using an additional counter, CT4
(see Figure 3). CT4 has only two values, zero and one. CT4 is
dependent on Cf I like CT3 is dependent on Cf2. That is. CT4
is only incremented when Cfl reaches its maximum value ofLl. Thu , CT4 changes its value between I and 0 after every TTl
length of bits. The value of Cf4 is used to control several
witches. One switch redirects the read/write addre s locations
between MEM I and MEM2 and changes the read/write state on
MEMl and MEM2 at the same time. Another switch changes the
output of the interleaver between the output of MEM I and the
output of MEM2.
All of the necessary operations of the interleaverdesign are
now fini bed. For the complete view of the design see Figure 4.
Testing is the last stage in the completion of the interleaver
operation.
Testing:
Te ting of the interleaver was done with the Signal
Calculator (SC) tool in the SPW software. When testing the
interleaver. a data signal of a known number of bits was inputted
into the interleaver. The operation of the interlea ver was verified
by confirming that the SC output of the interleaver matched the
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band-calculated output for a sufficient number of bits at the
beginning and the end of the output signal. SC is a graphical
display, which proved to be beneficial when scrolling through a
large number of bits.

Figure 4. Final design of fust interleaver (ITI# = 1, L = 20)

Conclusion:
The testing verified that the fmal design of the interleaver
for randomization of burst errors was correct. The final design
was completed after several other designing and testing phases
and became part of a much bigger project headed by my mentor.
The interleaver was the first design of many other designs for that
project. For this reason, the inteleaver was the most challenging
and problematic of all my designs. The pace and accuracy of my
other designs improved from my initial work on the interleaver.
Any future designs for the WRCG will without a doubt enjoy the
same benefits.
In wirele s communication systems, a data signal often has
to be processed during various stages of the transmission and
reception of the signal. A proce sed signal can be defined a a
signal that has to be analyzed or changed. Whenever a signal has
to be proces ed, it causes a delay in the amount of time it takes
the signal to reach its fmal destination. It is important then that
a communication system have sufficiently small delay. The
outcome of the research was a functional implementation of the
first interleaver under the UTMS standards that avoided delays
in between adjacent TTl's and delays in the permutation of the
data signal . For this reason, the final design i advantageous to
any UTMS 3G technology. This is important since second
generation (2G) wireless technology systems will soon be replaced
by 3G systems in the next few years. 3G technology i better
because it will offer a higher data rate and data capacity, allowing
for simultaneous multimedia applications, such as data, voice,
and video tran fer.
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in order to transmit data in a noisy radio channel in a
form that can be reliably received and decoded at the
receiving end.The interleaver also has to accommodate
various transmission-time intervals that might be
associated with greater complexity for the entire
interleaving operation. Eric successfully designed this
"might-have-been-complicated " interleaver with an
efficient control circuitry by u ing a few counters for
generation of write/read addresses for the memory
components.
I found Eric to be an innovative, hard working

undergraduate student. He has made excellent
contributions to my own research project for the
design of a sophisticated tran mitter for a
European-proposed, wideband Code-Division,
Multiple-Access (W-CDMA) system for the next
generation wireless terrestrial cellular system designed
to provide multimedia services to ordinary cellular
phone customers. I am confident that his work on the
interleaver described in this paper is the result of
creativity and innovation that can rarely be found in
an undergraduate student, particularly in one who
had little background in the areas of wirele
communications when he began the project.
Neil Schmitt was also enthusiastic about Mr. Duquette's
work. He aid:
It is my pleasure to provide a letter of support on
behalf of Mr. Eric Duquette who is ubmitting some of
his undergraduate research work for publication in
Inquiry, the University of Arkansa undergraduate
journal. Eric is a responsible individual who has
achieved an impressive academic record in electrical
engineering. His quiet unassuming approach to
technical challenges belies his tenacious pursuit of
solutions that are economically and technically
feasible. Eric distinguished himself by becoming the
top student in my Digital Signal Processing class - a
class most students find very challenging.

Eric Duquette

Faculty comments

Mr. Duquette's faculty mentor, Wookwon Lee, made the
following comments about the work:
Eric Duquette's paper describes in a concise manner
the fundamentals of the interleaver, which is an
essential component in wireless communications, and
its implementation using creative control circuitry
along with use of memory components. As described
in the paper, the core part of the interleaver design
wa thecontrolcircuitrytowriteandreadinformation
data to/from memory components in a timely fashion
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I am intimately familiar with the research topic that
Eric elected to pursue. It would be very ve ry
appropriate for a Master' thesis topic. In pite of not
having the academic coursework one would normal! y
assume to be a pre-requisite to attacking this problem,
Eric has achieved significant re.ults. &efforts involve
tate-of-the-art research on a component of a new
digital communication ystem that is destined to
replace what is currently in use in the United States
and that will be used world-wide as well. His design
had to comply with international tandards.
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